

Parameter Tuning for Buck Converters Using Genetic Algorithms

Young-Kiu Choi and Byung-Wook Jung

School of Electrical Engineering, Pusan National University
Changjeon-dong, Geumjeong-gu, Busan 609-735, Korea
{ykichoi,woorogy}@pusan.ac.kr

Abstract. The buck converter is one of DC/DC converters that are often used as power supplies. This paper presents parameter tuning methods to obtain circuit element values for the buck converter to minimize the output voltage variation under load changing environments. The conventional method using the concept of the phase margin is extended to have optimal phase margin that gives slightly improved performance in the output voltage response. For this, the phase margin becomes the tuning parameter that is optimized with the genetic algorithm. Next, the circuit element values are directly considered as the tuning parameters and optimized using the genetic algorithm to have very improved performance in the output voltage control of the buck converter.

Keywords: buck converter, output voltage control, genetic algorithm.

1 Introduction

DC/DC converters are equipments that transform some DC voltages into required DC voltages. DC/DC converters are usually classified into buck, boost, buck-boost and Cúk converters. DC/DC converters with rectifier stage on the AC side are used as power supplies that should maintain constant DC output voltages[1-3]. Even though the loads of DC/DC converters often change abruptly, DC/DC converters should keep constant output voltages with some forms of feedback control. A design method proposed by Venable[4,5] using the concept of phase margins has been widely used. It has voltage feedback controllers with error amplifiers composed of OP-Amps, resistors and capacitors. Other design methods using the root locus[6], PI control[7] and robust control[8] were also proposed for the output voltage control of DC/DC converters. These design approaches essentially have some design parameters such as phase margins and gains. The performance of feedback controllers for output voltages is closely related to those design parameters; however, these parameters usually rely on designers' experience. So, we have optimization problems for DC/DC converters with respect to those parameters and the problems may be efficiently solved by genetic algorithms[9].

In this paper, the conventional design method based on the phase margin[5] is optimized with the genetic algorithm for the buck converter that is one of DC/DC converters; the phase margin is the tuning parameter that is optimized with the genetic

algorithm to have some improved output voltage responses. Next, resistances and capacitances of the voltage feedback controllers are directly regarded as the tuning parameters and they are optimized using the genetic algorithm to have very improved response of output voltage in the buck converter.

2 System Configuration of the Buck Converter

Since the output voltages of DC/DC converters are influenced by the change of loads, voltage feedback controls are required to maintain constant output voltages. Fig.1 shows a circuit diagram of the buck converter with the voltage control loop.




Fig. 1. Buck converter with voltage control loop

Let $G_P(s)$ be a transfer function relating the output voltage $v_o(s)$ to the control voltage $v_c(s)$. Then we have

$$G_P(s) = \frac{V_i/V_P}{LC} \left[\frac{1 + s r_c C}{s^2 \left(1 + \frac{r_c}{R}\right) + s \left(\frac{1}{RC} + \frac{r_c}{L} + \frac{(r_c + R)r_L}{RL}\right) + \frac{(r_L + R)}{RLC}} \right]. \quad (1)$$

Where V_i is the input source voltage, V_P is the peak voltage of PWM circuits, and R is the load resistance. L is the inductance of the inductor coil, r_L is the resistance of the inductor coil, C is the capacitance of the capacitor, and r_c is the series equivalent resistance of the capacitor.

We should have proper values of circuit elements of R_1 , R_2 , C_1 and C_2 of the error amplifier in Fig. 1 to minimize the variation of the converter output voltage caused by the change of the load resistance R . The conventional procedure to select the proper values of the circuit elements is as follows[5].

- i) Plot the Bode diagram of $G_p(s)$
- ii) Select a desired bandwidth ω_{CO} ($= \omega_s / 10 \sim \omega_s / 5$), where ω_s is the switching frequency. Find R_1 and R_2 such that $G_p(j\omega_{CO}) = R_1 / R_2$.
- iii) Choose a proper phase margin (PM) that should be usually greater than or equal to 45° . Calculate the following equations:

$$\varphi_{CO} = PM - \angle G_p(j\omega_{CO}) - 180^\circ. \quad (2)$$

$$K^2 - 2 \tan(\varphi_{CO} + 90^\circ)K - 1 = 0. \quad (3)$$

- iv) Find the zero frequency ω_Z and pole frequency ω_P :

$$\omega_Z = \omega_{CO} / K, \quad \omega_P = K \omega_{CO}. \quad (4)$$

- v) Finally, C_1 and C_2 are obtained as follows:

$$C_1 = 1/(R_2\omega_Z), \quad C_2 = 1/(R_2\omega_P). \quad (5)$$

3 Parameter Tuning Method Using Genetic Algorithms

In the conventional procedure previously stated, the phase margin should be chosen to minimize the variation of the output voltage of the converter caused by the load change; however, the optimum value of the phase margin is not known. In this paper, the phase margin is considered as the tuning parameter and the genetic algorithm is applied to optimize the phase margin to find the values of R_1 , R_2 , C_1 and C_2 of the error amplifier minimizing the output voltage variation. To improve further the circuit performance beyond the conventional procedure based on the phase margin, we have R_1 , R_2 , C_1 and C_2 themselves as the tuning parameters, i.e., the chromosomes of the genetic algorithm. The chromosomes are encoded to be binary forms of 28 bits. The cost function J and the fitness F for the genetic algorithm are defined as below:

$$J = \int_0^{T_f} |e(t)| dt. \quad (6)$$

Where $e(t)$ is the output error voltage that is the difference between the reference voltage V_{ref} and the output voltage $v_o(t)$. T_f is the final time for evaluation of the cost function.

$$F = \frac{1}{1 + \alpha J}. \quad (7)$$

Where α is a weighting factor for the fitness value.

Fig. 2 shows the total flow chart for parameter tuning with the genetic algorithm. PM denotes the phase margin.




Fig. 2. Flow chart of the parameter tuning algorithm

4 Simulation Results and Discussion

Let the buck converter in Fig. 1 have the following values: $V_i = 20V$, $V_{ref} = 8V$, $L = 100\mu H$, $r_L = 0.5\Omega$, $C = 80\mu F$, $r_C = 0.6\Omega$, $V_p = 3V$, $\omega_{CO} = 2\pi \times 10^4 [rad / s]$.

The load resistance R is set to be 5Ω in the time interval $0 \sim 0.6ms$, is changed to be 2.5Ω in the time interval $0.6ms \sim 1ms$, and is set to be 5Ω again in the time interval $0.6ms \sim 1ms$. T_f in eq.(6) is $1.5ms$ and α in eq.(7) is 2×10^5 .

Given the phase margin 46° that is arbitrarily chosen, the conventional procedure previously stated for the buck converter generates the following element values: $R_1 = 20k\Omega$, $R_2 = 33.04k\Omega$, $C_1 = 1.4254nF$, and $C_2 = 162.75pF$. The cost function J is 7.7923×10^{-5} and the output voltage of the buck converter is shown in Fig. 3.

Next, the genetic algorithm is applied to optimize the phase margin. The phase margin is regarded as binary chromosomes, the population size is 100, the crossover rate is 0.75, the mutation rate is 0.008, and the number of generations is 10. The load resistance R is changed in the same way as before. As a result, the cost function J is 7.725×10^{-5} and the phase margin is 51.55° . Fig. 4 shows the output voltage response of the buck converter that is slightly improved compared to that in the case of the phase margin 46° .




Fig. 3. Output voltage of the buck converter with the phase margin 46°




Fig. 4. Output voltage of the buck converter with the phase margin 51.55°

The circuit element values are also a little bit changed: $R_1 = 20k\Omega$, $R_2 = 33.04k\Omega$, $C_1 = 1.6914nF$, $C_2 = 137.15pF$.

To improve the output voltage response further, R_1 , R_2 , C_1 and C_2 are directly regarded as the tuning parameters and encoded in the form of binary chromosomes, and then the genetic algorithm is applied to tune the parameters. The population size is 100, the crossover rate is 0.75, the mutation rate is 0.008, and the number of generations is 20. The load resistance R is changed in the same way as before. The cost function J is so much decreased to be 1.953×10^{-5} and the circuit parameters are $R_1 = 10k\Omega$, $R_2 = 39k\Omega$, $C_1 = 0.2nF$ and $C_2 = 10pF$. Fig. 5 shows the output voltage response of the buck converter that seems very improved when compared to that of the phase margin 51.55° in the sense of the magnitude and duration of the transient response: the magnitude decreased 34.1% and the duration also decreased 57.3%.




Fig. 5. Output voltage of the buck converter in the final case

5 Conclusions

The buck converter is one of DC/DC converters that are often used as power supplies with precise voltage regulation. This paper presents a parameter tuning method using the genetic algorithm to obtain circuit element values to minimize the output voltage variation under various load conditions. First, an optimal phase margin for the conventional procedure has been obtained using the genetic algorithm; however, it ensures only a little bit improvement over the phase margin 46° that was arbitrarily chosen. Second, two resistances and two capacitances of the error amplifier are considered as the tuning parameters, and the genetic algorithm is applied. The optimal parameters give us very improved control performances for the output voltage of the buck converter.

Acknowledgement

This work was supported for two years by Pusan National University Research Grant.

References

1. Mohan, N., Undeland, T.M., Robbins, W.P.: Power Electronics. 3rd edn. John Wiley & Sons, Inc. (2003)
2. Chen, Y.M., Liu, Y.C., Lin, S.H.: Double-Input PWM DC/DC Converter for High-/Low-Voltage Sources. *IEEE Trans. on Industrial Electronics*, vol. 53, no. 5 (2006) 1538-1545
3. Wei, S., Lehman, B.: Current-Fed Dual-Bridge DC-DC Converter. *IEEE Trans. on Power Electronics*, vol. 22, no. 2 (2007) 461-469
4. Venable, D.: The K Factor: A New Mathematical Tool for Stability Analysis and Synthesis. *Proceedings Powercon*, Vol. 10 (1983)
5. Hart, D.W.: Introduction to Power Electronics, Prentice-Hall (1996)

6. Guo, L., Hung, J.Y., Nelms, R.M.: Digital Controller Design for Buck and Boost Converters Using Root Locus. Proceedings IEEE IECON (2003) 1864-1869
7. Guo, H., Shiroishi, Y., Ichinokura, O.: Digital PI Controller for High Frequency Switching DC/DC Converters Based on FPGA. Proceedings IEEE INTELEC (2003) 536-541
8. Higuchi, K., Nakano, K., Kajikawa, T., Takegami, E., Tomioka, S., Watanabe, K.: Robust Control of DC-DC Converter by High-Order Approximate 2-Degree-of-Freedom Digital Controller. Proceedings IEEE IES (2004) 1839-1844
9. Michalewicz, Z.: Genetic Algorithms + Data Structures = Evolution Programs. 3rd edn. Springer-Verlag, Berlin Heidelberg New York (1996)